

(for new non-provisional applications under 37 CFR§ 1.53(b))

Atty. Dkt. No: 5500-36100
TT2823

Inventor(s):
Mark I. Gardner
Dim-Lee Kwong
H. Jim Fulford, Jr.

Title: ULTRATHIN HIGH-K GATE
DIELECTRIC WITH FAVORABLE
INTERFACE PROPERTIES FOR
IMPROVED SEMICONDUCTOR
DEVICE PERFORMANCE

CERTIFICATE OF EXPRESS MAIL
UNDER 37 C.F.R. §1.10

"Express Mail" mailing label number: EL101520495US

DATE OF DEPOSIT December 9, 1998

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. §1.10 on the date indicated above and is addressed to:

Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

Roger Combs

1. ☒ Filing Fee

The filing fee is calculated as shown below.

Total Claims	22	-20=	2	x \$18.00=	\$36.00
Independent Claims	2	-3 =	0	x \$78.00=	\$0.00
Multiple Dependent Claims				Fee:	
Basic Fee:					\$760.00
Assignment Fee:					\$40.00
Sub-Total:					\$836.00
Reduction by 50% for Small Entity:					
Total:					\$836.00

☒ A check in the amount of \$836.00 is enclosed.

The Commissioner is hereby authorized to charge any other fees which may be required or credit any overpayment to Conley, Rose, & Tayon, P.C., Deposit Account No. 03-2769/5500-36100.

One duplicate copy of this form is enclosed.

2. ☒ Specification

Total Pages, or

19 pages of specification; 4 pages of claims (1-22); 1 page of Abstract

3. ☒ Drawings

Informal Figures 1-10 on 4 sheets

4. ☒ Oath or Declaration

☒ Newly executed☐ Copy from a prior application (see 37 C.F.R. § 1.63(d))

5. ☐ This application is filed by fewer than all the inventors named in the prior application

☐ Delete the following inventor(s) named in the prior non-provisional application:

☐ The inventor(s) to be deleted are set forth on a separate sheet attached hereto.

6. ☐ The entire disclosure of the prior application is considered to be part of the accompanying application and is hereby incorporated by reference herein.
7. ☐ Microfiche Computer Program (Appendix)
8. ☐ Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
- ☐ Computer Readable copy
- ☐ Paper Copy (identical to computer copy)
- ☐ Statement verifying identity of above copies
9. ☒ Assignment Papers
10. Power of Attorney
- ☒ Is attached.
- ☐ The power of attorney appears in the original papers of the prior application.
- ☐ Since the power does not appear in the original papers, a copy of the power in the prior application is enclosed.
11. ☒ Information Disclosure Statement (IDS)
- ☐ Copies of IDS Citations
12. Amendments
- ☐ A preliminary amendment is enclosed.
- ☐ Enter the unentered amendment previously filed on _____ under 37 C.F.R. § 116 in the prior application.
- ☐ Cancel in this application original claim(s) _____ of the prior application before calculating the filing fee. At least one original independent claim is retained for filing purposes.
- ☐ Amend the specification by inserting before the first line the sentence: _____
13. ☒ Return Receipt Postcard(s)
14. Small Entity Status
- ☐ A small entity statement is enclosed.
- ☐ A small entity statement was filed in the prior non-provisional application and such status is still proper and desired.
- ☐ Is no longer claimed.
15. ☐ Priority of foreign application number _____, filed on _____ in _____ is claimed under 35 U.S.C. §§ 119(a)-(d)
16. ☐ Petition under 37 C.F.R. § 136 for Extension of Time
17. ☐ Other: _____

Address all future correspondence to:

Kevin L. Daffer
Conley, Rose, & Tayon, P.C.
P.O. Box 398
Austin, Texas 78767-0398
Phone: (512) 476-1400 Fax: (512) 703-1250

Signature

Name

Registration No.

Date

34,146

December 9, 1998

PATENT
5500-36100
TT2823

"EXPRESS MAIL" MAILING LABEL
NUMBER EL101520495US
DATE OF DEPOSIT December 9, 1998
I HEREBY CERTIFY THAT THIS PAPER OR
FEE IS BEING DEPOSITED WITH THE
UNITED STATES POSTAL SERVICE
"EXPRESS MAIL POST OFFICE TO
ADDRESSEE" SERVICE UNDER 37 C.F.R. §
1.10 ON THE DATE INDICATED ABOVE
AND IS ADDRESSED TO THE ASSISTANT
COMMISSIONER FOR PATENTS, BOX
PATENT APPLICATION, WASHINGTON,
D.C. 20231



Roger Combs

ULTRATHIN HIGH-K GATE DIELECTRIC WITH
FAVORABLE INTERFACE PROPERTIES FOR IMPROVED
SEMICONDUCTOR DEVICE PERFORMANCE

By:

Mark I. Gardner

Dim-Lee Kwong

H. Jim Fulford, Jr.

Atty. Dkt. No.: 5500-36100

Kevin L. Daffer/GEC
Conley, Rose & Tayon, P.C.
P.O. Box 398
Austin, TX 78767-0398
Ph: (512) 476-1400

0920793 12093
855021 2620260

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to integrated circuit fabrication and, more particularly, to a gate dielectric having a high dielectric constant and favorable interface properties with underlying semiconductor regions, and to a method for producing this gate dielectric by combining deposition, annealing, and etchback techniques.

2. Description of the Relevant Art

Fabrication of a metal-oxide-semiconductor (MOS) integrated circuit involves numerous processing steps. A gate dielectric, typically formed from silicon dioxide ("oxide"), is formed on a semiconductor substrate which is doped with either n-type or p-type impurities. For each MOS field effect transistor (MOSFET) being formed, a gate conductor is formed over the gate dielectric, and dopant impurities are introduced into the substrate to form a source and drain. A pervasive trend in modern integrated circuit manufacture is to produce transistors having feature sizes as small as possible. Many modern day processes employ features, such as gate conductors and interconnects, which have less than 1.0 μm critical dimension. As feature size decreases, the sizes of the resulting transistor and the interconnect between transistors also decrease. Fabrication of smaller transistors allows more transistors to be placed on a single monolithic substrate, thereby allowing relatively large circuit systems to be incorporated on a single, relatively small die area.

As MOSFET feature sizes decrease, gate oxide thickness decreases as well. This decrease in gate oxide thickness is driven in part by the demands of overall device scaling. As gate conductor widths decrease, for example, other device dimensions must also decrease in order to maintain proper device operation. Early MOSFET scaling techniques involved decreasing all dimensions and voltages by a constant scaling factor,

to maintain constant electric fields in the device as the feature size decreased. This approach has given way to more flexible scaling guidelines which account for operating characteristics of short-channel devices. For example, a maximum value of MOSFET subthreshold current can be maintained while feature sizes shrink, by decreasing any or all of several quantities, including gate oxide thickness, operating voltage, depletion width, and junction depth, by appropriate amounts.

Another factor driving reduction of gate oxide thickness is the increased transistor drain current realized for a reduced gate dielectric thickness. Higher transistor drain currents are desirable because they allow each transistor to drive a greater number of other transistors, and can result in increased switching speeds. The transistor drain current is proportional to the amount of charge induced in the transistor channel region by the voltage applied to the gate conductor. The amount of charge induced by a given voltage drop across the gate oxide is the voltage drop multiplied by the capacitance of the oxide. Increasing the capacitance of the oxide therefore increases the transistor drain current. The capacitance C of the oxide can be written as for a parallel plate capacitor:

$$C = \epsilon A / t_{ox} ,$$

where ϵ is the permittivity of the oxide, A is its area, and t_{ox} is the oxide thickness. The value of the capacitance is therefore dependent upon both the thickness and the permittivity of the gate oxide.

In order to achieve increased capacitance, gate oxide thickness has been reduced so much that current oxides are on the order of tens of angstroms thick. Unfortunately, thin oxide films may break down when subjected to an electric field. Particularly, for a gate oxide which is less than 50 Å thick, it is probable that even for a relatively low gate voltage of 3V, electrons can pass through the gate oxide by what is known as the quantum mechanical tunneling effect. In this manner, a tunneling current may undesirably form between the semiconductor substrate and the gate conductor, adversely

Although the high-K values of the dielectrics described above make them attractive gate dielectric candidates, integration of these materials into a MOSFET does present problems. One of the most significant challenges with using a gate dielectric other than oxide is forming a dielectric/silicon interface having quality comparable to that of the silicon/SiO₂ interface. The interface between silicon and thermally grown oxide is believed to exhibit among the lowest known densities of interface states (energy levels which may trap electrons, resulting from defects such as dangling bonds) for a semiconductor/insulator interface. Thermally grown oxide also contains a relatively low density of trapping states within the oxide itself. These low trap densities are important to the ability to form devices having stable operating characteristics. A high density of traps increases the probability of charge trapping at the interface or within the dielectric during device operation. This charge trapping can lead to shifts in threshold voltage, as noted above.

It would therefore be desirable to develop a method for formation of a thin gate dielectric containing a high-K material. The desired gate dielectric, and the interface between the dielectric and underlying silicon, should have a low density of trapping states.

20

Variable	Mean	SD	Min	Max
Age	34.5	10.2	21	55
Gender	0.5	0.5	0	1
Marital status	0.7	0.5	0	1
Education	12.5	1.5	9	16
Income	15.2	8.5	5	35
Occupation	1.2	0.8	0	2
Health status	1.5	0.5	1	2
Stress level	2.5	1.2	1	4
Life satisfaction	3.5	1.0	1	5
Resilience	4.5	1.5	1	7
Optimism	5.5	1.8	1	8
Gratitude	6.5	2.0	1	9
Forgiveness	7.5	2.2	1	10
Compassion	8.5	2.5	1	11
Kindness	9.5	2.8	1	12
Generosity	10.5	3.0	1	13
Patience	11.5	3.2	1	14
Humility	12.5	3.5	1	15
Modesty	13.5	3.8	1	16
Self-control	14.5	4.0	1	17
Discipline	15.5	4.2	1	18
Perseverance	16.5	4.5	1	19
Determination	17.5	4.8	1	20
Resilience	18.5	5.0	1	21
Optimism	19.5	5.2	1	22
Gratitude	20.5	5.5	1	23
Forgiveness	21.5	5.8	1	24
Compassion	22.5	6.0	1	25
Kindness	23.5	6.2	1	26
Generosity	24.5	6.5	1	27
Patience	25.5	6.8	1	28
Humility	26.5	7.0	1	29
Modesty	27.5	7.2	1	30
Self-control	28.5	7.5	1	31
Discipline	29.5	7.8	1	32
Perseverance	30.5	8.0	1	33
Determination	31.5	8.2	1	34
Resilience	32.5	8.5	1	35
Optimism	33.5	8.8	1	36
Gratitude	34.5	9.0	1	37
Forgiveness	35.5	9.2	1	38
Compassion	36.5	9.5	1	39
Kindness	37.5	9.8	1	40
Generosity	38.5	10.0	1	41
Patience	39.5	10.2	1	42
Humility	40.5	10.5	1	43
Modesty	41.5	10.8	1	44
Self-control	42.5	11.0	1	45
Discipline	43.5	11.2	1	46
Perseverance	44.5	11.5	1	47
Determination	45.5	11.8	1	48
Resilience	46.5	12.0	1	49
Optimism	47.5	12.2	1	50
Gratitude	48.5	12.5	1	51
Forgiveness	49.5	12.8	1	52
Compassion	50.5	13.0	1	53
Kindness	51.5	13.2	1	54
Generosity	52.5	13.5	1	55
Patience	53.5	13.8	1	56
Humility	54.5	14.0	1	57
Modesty	55.5	14.2	1	58
Self-control	56.5	14.5	1	59
Discipline	57.5	14.8	1	60
Perseverance	58.5	15.0	1	61
Determination	59.5	15.2	1	62
Resilience	60.5	15.5	1	63
Optimism	61.5	15.8	1	64
Gratitude	62.5	16.0	1	65
Forgiveness	63.5	16.2	1	66
Compassion	64.5	16.5	1	67
Kindness	65.5	16.8	1	68
Generosity	66.5	17.0	1	69
Patience	67.5	17.2	1	70
Humility	68.5	17.5	1	71
Modesty	69.5	17.8	1	72
Self-control	70.5	18.0	1	73
Discipline	71.5	18.2	1	74
Perseverance	72.5	18.5	1	75
Determination	73.5	18.8	1	76
Resilience	74.5	19.0	1	77
Optimism	75.5	19.2	1	78
Gratitude	76.5	19.5		

The nitrogen-containing oxide is preferably thermally grown on a silicon substrate, and typically contains less than about 6 atomic percent nitrogen as grown. Such a thermally grown nitrogen-containing oxide is believed to form a high-quality interface with the silicon substrate, similar to that of thermally grown oxide. The nitrogen incorporated into the oxide is believed to increase its dielectric constant slightly and improve the resistance of the oxide to impurity diffusion. The nitride layer may be deposited onto the nitrogen containing oxide by various techniques, including low-

pressure chemical vapor deposition (LPCVD), plasma-enhanced chemical vapor deposition (PECVD), and sputtering. In addition to having a dielectric constant approximately twice that of oxide, nitride is known to form an effective barrier to diffusion of impurities such as boron, commonly used to dope silicon in p-channel transistors. If lower-temperature processes such as PECVD and sputtering are used, the deposited nitride may be non-stoichiometric and/or contain significant incorporated hydrogen. Incorporated hydrogen can form weak Si-H bonds which may be broken during device operation, leaving dangling bonds which can act as traps.

The NH_3 and N_2O anneals performed subsequent to the nitride deposition are believed to alleviate the above problems with the nitride, in addition to improving the properties of the underlying nitrogen-containing oxide layer. The NH_3 anneal is believed to enhance the nitrogen concentration of the nitrogen-containing oxide layer, helping to increase the dielectric constant of this layer and its resistance to impurity diffusion. Furthermore, the NH_3 anneal may improve the stoichiometry of the nitride layer by increasing its nitrogen content. The N_2O anneal is believed to reduce the trap density of the nitrogen-containing oxide and nitride layers. It is postulated that some of the traps in these layers are caused by hydrogen incorporated during nitride deposition or the NH_3 anneal. The N_2O anneal may result in the displacement of incorporated hydrogen by oxygen. The Si-O bonds which may result from such a displacement are believed to be stronger than Si-H bonds and less likely to be broken during device operation.

The flowing gas etch process performed after nitride deposition allows the formation of a thinner nitride than can typically be reliably deposited using conventional dielectric deposition techniques such as CVD. The etch may be performed in-situ, in a gas ambient such as hydrochloric acid (HCl) combined with H_2 , and at a substrate temperature between about 500 °C and about 900 °C. It is contemplated that the nitride etch rate is more predictable if the etch process is performed subsequent to the NH_3 and N_2O anneals. The etch process may also be performed before these anneals, however.

This may be desirable in order to reduce the density of any traps which may be introduced by the presence of hydrogen during the etch process.

5 The layered dielectric formed by the combination of the nitrogen-containing oxide and nitride layers is preferably between about 10 angstroms and 20 angstroms thick. Because of the higher-K nitride component, however, the dielectric is electrically equivalent to an oxide having a thickness between about 7 angstroms and about 15 angstroms. The dielectric is believed to exhibit a low trap density, as evidenced by capacitance-voltage measurements, and a high resistance to dopant impurity diffusion.

10 The high capacitance of the dielectric is further believed to result in high transistor drive currents and faster transistors.

15 In an alternative embodiment of the method recited herein, a different high-K material, such as a transition metal oxide, may be deposited in place of the nitride layer. This may allow formation of a dielectric with an even higher capacitance, equivalent to an even thinner oxide layer. Alternatively, a higher-K material may be deposited onto the etched nitride layer recited herein to form a multilayer dielectric. Adding an additional layer to those already present, no matter how high the dielectric constant of the additional layer, cannot increase the overall capacitance of the dielectric, because each additional

20 layer represents a capacitance connected in series with the capacitances of the underlying layers. Such an additional high-K layer may nonetheless be beneficial by, for example, increasing the thickness of a dielectric (and possibly its reliability) without significantly lowering the overall capacitance.

25 After formation of the gate dielectric, device formation is continued with deposition and patterning of a gate conductor. Dopant impurity distributions are typically introduced into the semiconductor substrate, self-aligned to the patterned gate conductor. Particularly in the case of MOSFET formation, dielectric spacers may be subsequently formed adjacent to sidewalls of the gate conductor. A second dopant impurity

30 introduction may then be performed, with the resulting impurity distributions self-aligned

to lateral sidewalls of the spacers. These impurity introductions combine to form source and drain regions having lightly doped drain (LDD) regions beneath the spacers. A self-aligned silicide ("salicide") process may be carried out to form silicides on the upper surfaces of the gate, source and drain. Interconnect formation is then performed using
5 additional dielectric and conductor deposition and patterning, as is known in the art.

In addition to the method described above, a semiconductor device is contemplated herein. In one embodiment, the device is a transistor having a graded-K gate dielectric interposed between a gate conductor and a semiconductor substrate. The
10 gate dielectric includes a thermally-grown nitrogen-containing oxide combined with nitride and/or a different high-K material. The thermally-grown nitrogen-containing oxide is adjacent to the semiconductor substrate. The graded-K dielectric is contemplated to have a low density of trap states and a negligible concentration of dopant impurities diffused from nearby semiconductor regions. In an alternate embodiment, a polysilicon
15 gate conductor over a gate dielectric is interposed between the nitrogen-containing oxide layer and the semiconductor substrate such that a dual-gate memory cell is formed.

0920792.13099
B6602T"22520260

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and advantages of the invention will become apparent upon reading
5 the following detailed description and upon reference to the accompanying drawings in
which:

Fig. 1 is a partial cross-sectional view of a semiconductor topography including a
semiconductor substrate and a nitrogen-containing oxide;
10

Fig. 2 is a partial cross-sectional view of the semiconductor topography, wherein a
high-K dielectric is formed over the nitrogen-containing oxide, subsequent to the oxide
formation of Fig. 1;

Fig. 3 is a partial cross-sectional view of the semiconductor topography wherein
15 an NH_3 anneal and an N_2O anneal are performed, subsequent to the high-K dielectric
formation of Fig. 2;

Fig. 4 is a partial cross-sectional view of the semiconductor topography, wherein a
20 portion of the high-K dielectric is removed, subsequent to the high-K dielectric formation
of Fig. 2;

Fig. 5 is a partial cross-sectional view of the semiconductor topography, wherein a
gate conductor is patterned upon the high-K dielectric and dopant impurities are
25 introduced into the substrate, subsequent to the dielectric portion removal of Fig. 4;

Fig. 6 is a partial cross-sectional view of the semiconductor topography, wherein
dielectric spacers are formed and additional dopant impurities are introduced, subsequent
to the impurity introduction of Fig. 5;
30

Fig. 7 is a cross-sectional top view showing the layout of an exemplary cluster tool including two deposition chambers and a heating chamber which are mutually connected and separate from an ambient outside the cluster tool;

5 Fig. 8 is a partial cross-sectional view of the semiconductor topography in an alternative embodiment, wherein an additional high-K dielectric is formed, subsequent to the high-K dielectric formation of Fig. 2;

10 Fig. 9 is a partial cross-sectional view of the semiconductor topography in an alternative embodiment, wherein a gate dielectric and gate conductor layer are formed on the substrate prior to formation of a nitrogen-containing oxide; and

15 Fig. 10 is a partial cross-sectional view of the semiconductor topography, wherein a high-K dielectric and an additional gate conductor layer are formed, and a gate structure is patterned, subsequent to the oxide formation of Fig. 9.

20 While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Turning to the drawings, Fig. 1 illustrates a partial cross-section of a
5 semiconductor topography including an ultrathin (from about 4 angstroms to about 8
angstroms thick) nitrogen-containing oxide 12 formed upon a semiconductor substrate
10. Semiconductor substrate 10 is preferably silicon, and is doped either n-type (for
producing a p-channel transistor) or p-type (for an n-channel transistor). More
specifically, substrate 10 may be an epitaxial silicon layer grown on a monocrystalline
10 silicon substrate, or an n-type or p-type well region formed in a monocrystalline silicon
substrate. The method recited herein may also be suitable for other semiconductors, such
as, for example, gallium arsenide. Although not shown, there may be dielectric isolation
regions formed within substrate 10 to prevent electrical interaction between subsequently-
formed semiconductor devices. Methods of forming the isolation regions may include
15 dielectric deposition to fill trenches etched into the substrate or local oxidation of silicon.
Nitrogen-containing oxide 12 is preferably grown using thermal process 1 illustrated in
Fig. 1. Thermal process 1 includes heating substrate 10 to a temperature of greater than
about 700 °C in an ambient containing both oxygen and nitrogen. Appropriate ambients
may include, for example N_2O , NO , NH_3+O_2 , NH_3+NO , N_2+O_2 , and/or other gases or gas
20 mixtures containing oxygen and nitrogen. Thermal process 1 is preferably performed in
an apparatus capable of heating and cooling semiconductor substrates extremely rapidly;
heating and cooling times should be a few seconds or less. Such an apparatus is
commonly termed a rapid thermal annealing, or RTA, system. For growth of the
extremely thin oxide layer recited herein, growth time may be between about 2 seconds
25 and about 20 seconds.

Thermal growth of nitrogen-containing oxide 12 is believed to provide a lower
density of interface trap states than does deposition of oxide 12 on substrate 10.
Deposition process are also contemplated to be more difficult to control than growth
30 processes when forming ultrathin layers. However, deposition of nitrogen-bearing oxide

12 by, for example, CVD may also be possible, particularly if RTA methods are used. In addition to the method recited above, oxide 12 may be thermally grown in an oxidizing ambient, and subsequently exposed to a nitrogen-bearing ambient to form a nitrogen-containing oxide. Before formation of oxide 12, the upper surface of substrate 10 should
5 be carefully cleaned. A standard cleaning procedure employed for silicon substrates, known as the RCA method, after the laboratory at which it was formulated, may be used before oxide 12 is formed. An RCA clean involves oxidation of a silicon substrate in solutions which combine either an acid or a base with hydrogen peroxide, and subsequent removal of the oxide using a hydrofluoric acid (HF) solution. A final HF dip may be
10 performed before substrate 10 is loaded into a chamber or furnace for formation of nitrogen-containing oxide 12. Formation of oxide 12 is preferably performed in a chamber associated with a cluster tool, so that the thermal processes, depositions, and etch processes included in the method recited herein may be performed *in-situ* without exposure of the substrate to room air.

15 High-K dielectric 14 is subsequently deposited over oxide 12, as shown in Fig. 2. In a preferred embodiment, dielectric 14 is a nitride layer from about 15 angstroms to about 30 angstroms thick. This nitride may be deposited by various techniques, including LPCVD at a temperature between about 650 °C and 900 °C, PECVD at a temperature
20 between about 200 °C and 500 °C, and sputtering at a temperature between about 50 °C and 350 °C. LPCVD-deposited nitrides are typically more stoichiometric and contain less hydrogen than those deposited by PECVD. Nitride films grown by LPCVD, however, have relatively high levels of tensile stress, which may lead to defects. Stress in PECVD films, on the other hand, can be controlled by altering deposition conditions such as radio
25 frequency (RF) power, gas flow rate, and RF frequency. Problems with stoichiometry and/or hydrogen content which may occur with nitride films deposited by low-temperature techniques such as PECVD or sputtering may be alleviated by the annealing processes discussed in the description of Fig. 3 below. In an alternative embodiment, high-K dielectric 14 shown in Fig. 2 may be formed not from nitride but from a different
30 high-K dielectric, such as a metal oxide having a K value of 20 or more. High-K

dielectric 14 may be formed from, for example, metal oxide materials such as Ta₂O₅, BST, and PZT. These materials may be deposited using CVD techniques, or by other methods such as sputtering.

5 Thermal processes 2 and 3 are subsequently performed on substrate 10, as shown in Fig. 3. Thermal process 2 involves heating substrate 10 to a temperature greater than about 750 °C in an ambient containing NH₃. This NH₃ anneal is believed to increase the nitrogen concentration of the nitrogen-containing oxide, thereby increasing its K value slightly and making it more resistant to dopant impurity interdiffusion. In the event that
10 high-K dielectric 14 is formed from nitride, its nitrogen concentration may also be enhanced by thermal process 2. For nitrides deposited at low temperature, the nitrogen ambient of the anneal may improve the nitride stoichiometry, since low-temperature nitrides may be silicon-rich. Thermal process 2 is preferably performed using an RTA apparatus, for a time between about 5 seconds and about 60 seconds. Thermal process 3
15 is performed subsequent to thermal process 2, and involves heating substrate 10 to a temperature greater than about 800 °C in an ambient containing N₂O. Thermal process 3 is believed to help stabilize trap states associated with oxide 12 and high-K dielectric 14. Some of these traps may result from hydrogen introduced during nitride deposition (if high-K dielectric 14 is nitride) and/or during thermal process 2. Oxygen introduced by
20 the N₂O anneal may passivate or replace Si-H bonds associated with this hydrogen. In embodiments for which high-K dielectric 14 is a metal oxide material, thermal process 3 may advantageously reduce the concentration of oxygen vacancies in dielectric 14.

The thickness of high-K dielectric 14 may be reduced by using an in-situ flowing
25 gas etch, represented by thermal process 4 in Fig. 4. High-K dielectric 16 is the portion of dielectric 14 remaining after etching. Thermal process 4 includes heating substrate 10 to a temperature greater than about 500 °C in a gas ambient which slowly etches high-K dielectric 14. In embodiments for which dielectric 14 is nitride, suitable ambients may include HCl + H₂, nitric acid (HNO₃) + H₂, or sulfur tetrafluoride (SF₄) + argon. H₂ alone
30 may also be suitable, although with a lower etch rate than for the above ambients. When

formed from nitride, resulting high-K dielectric 16 is preferably between about 5 angstroms and 10 angstroms thick. Nitrogen-containing oxide 12 therefore combines with nitride 16 to form a two-layer graded-K gate dielectric between about 9 angstroms and 18 angstroms thick. This is electrically equivalent to an oxide thickness between about 7 angstroms and about 15 angstroms, but the graded-K dielectric may be more resistant to breakdown than an oxide of this thickness.

If a different high-K material, such as a metal oxide, is used for dielectric 14, different etch ambients may be necessary if it is desired to reduce the dielectric thickness.

If the high-K material has a large enough dielectric constant, reduction of the thickness of dielectric 14 may not be needed. In this case, oxide 12 and high-K dielectric 14 would combine to form a graded-K dielectric. The improved stoichiometry and stabilization of oxide 12 and high-K dielectric 14 which are contemplated to result from thermal processes 2 and 3 may result in a more stable and predictable etch rate. This may make it advantageous for an etch using thermal process 4 to be performed subsequent to thermal processes 2 and 3 of Fig. 3. Alternatively, thermal process 4 of Fig. 4 may be performed prior to thermal process 3. In this way, any traps associated with hydrogen which may be introduced during thermal process 4 may be passivated by thermal process 3.

Gate conductor 18 is subsequently formed over the graded-K gate dielectric, as shown in Fig. 5. Impurity distributions 20 may subsequently be introduced into substrate 10, self-aligned to sidewalls of gate conductor 18. Impurity introduction process 5, preferably an ion implantation, is used to introduce impurity distributions 20, which are of opposite type than substrate 10. For an n-channel transistor, for example, substrate 10 is p-type and distributions 20 are n-type. Typical n-type dopants include arsenic and phosphorus, while boron is a typical p-type dopant. If source and drain impurity distributions 20 are introduced by ion implantation, a subsequent anneal is performed in order to activate the impurities and repair damage to substrate 10. Gate conductor 18 is preferably formed from a polysilicon layer or any conductive (or to be rendered conductive) material capable of withstanding high temperature cycles. A polysilicon

layer to be patterned into gate conductor 18 may be deposited using chemical vapor deposition (CVD) of silicon from, for example, a silane source. Such a CVD process may alternatively result in an amorphous silicon layer, particularly if low substrate temperatures are used. Gate conductor 18 may be formed from such an amorphous silicon layer, or other conductive materials which can withstand subsequent processing (such as that needed to form transistor source and drain regions) may also be used. Particularly for embodiments in which high-K dielectric 16 is formed from a metal oxide, high-temperature metals which are resistant to oxidation, such as platinum, iridium, or ruthenium, may be suitable for formation of gate conductor 18.

10

Gate conductor 18 is patterned from a conductive layer deposited upon high-K dielectric 16 by lithography and etching techniques known in the art. In the embodiment of Fig. 5, portions of oxide 12 and dielectric 16 not covered by gate conductor 18 are removed during its patterning. Alternatively, oxide 12 and dielectric 16 may be left unpatterned so that the upper surface of substrate 10 is protected during subsequent processing. Because nitrogen-containing dielectrics are thereby in place during introduction and annealing of impurity distributions 20, such an embodiment may help prevent outdiffusion of impurities from distributions 20. Boron in particular is known to be prone to diffusing into overlying oxide layers (such as native oxides which might be formed during processing).

20

Turning now to Fig. 6, dielectric spacers 22 may be formed on sidewalls of gate conductor 18. Such spacers are typically formed by depositing a conformal dielectric layer over gate conductor 18 and substrate 10, and subsequently removing substantially horizontal portions of the dielectric layer to form spacers. Spacers 22 may be formed from oxide deposited by CVD. In particular, decomposition of tetraethyl orthosilicate (TEOS) may be performed in a PECVD reactor at a substrate temperature in the range from about 200 °C to about 500 °C to produce a very conformal film. Other techniques which may be used to deposit silicon dioxide for spacers 22 include PECVD using a silane source, and LPCVD or atmospheric-pressure CVD (APCVD) using silane or TEOS

30

sources. Spacers 22 may also be formed from a different dielectric, such as silicon nitride or silicon oxynitride. The removal of horizontal portions of the deposited dielectric layer to form spacers 22 is preferably accomplished using an anisotropic etch process, typically an ion-assisted etching process, in which etching occurs more rapidly in a vertical
5 direction than in a horizontal direction.

Subsequent to formation of spacers 22, dopant impurity introduction 6, preferably an ion implantation, may be performed as shown in Fig. 6. Impurity introduction 6 is preferably self-aligned to exposed lateral sidewalls of spacers 22 to form impurity regions
10 which are deeper and more heavily doped than those formed by impurity introduction 5 shown in Fig. 5. The impurities introduced by process 6 are of the same type as those introduced by process 5. The impurity distributions formed using processes 5 and 6 combine to form source and drain regions 24. Source and drain 24 include comparatively lightly doped LDD portions under spacers 22. In the embodiment of Fig. 6, portions of
15 oxide 12 and dielectric 16 not covered by gate conductor 18 are removed before formation of spacers 22. Alternatively, oxide 12 and dielectric 16 may be left unpatterned so the upper surface of substrate 10 is covered during impurity introduction 6. In this case, lower portions of spacers 22 would include portions of oxide 12 and dielectric 16. As noted in the description of Fig. 5 above, the presence of overlying
20 nitrogen-containing dielectrics during formation and annealing of source and drain 24 may help prevent outdiffusion of impurities from source and drain 24.

The thin, high-quality graded-K gate dielectric of the transistor shown in Fig. 6 is believed to contribute to improved performance of the transistor. For example, the small
25 thickness of the gate dielectric allows other dimensions of the transistor to be decreased as well. Smaller transistor dimensions in turn allow higher-density integrated circuits to be achieved. Furthermore, the contemplated low density of trapping states in the gate dielectric may prevent threshold voltage shifts during transistor operation. In addition, the increased capacitance of the gate dielectric increases the transistor drive current and
30 thereby the speed of the transistor.

The graded-K gate dielectric formation of Figs. 1-4 is preferably performed *in-situ* in a cluster tool environment, as noted above. A cross-sectional top view showing an exemplary cluster tool arrangement that might be used for the embodiment of Figs. 1-4 is shown in Fig. 7. A group of substrates is stacked in wafer cassette 26. Cassette 26 is loaded through valve 28 into loadlock/entry chamber 30 of the cluster tool. Valve 32 connects loadlock chamber 30 to transfer chamber 34. Transfer chamber 34 contains one or more substrate manipulators 36 which can remove a substrate from cassette 26 and transfer it to a substrate mounting position in an attached chamber. Although shown here as forks which fit under and/or around a substrate such as substrate 38, a substrate manipulator 36 could take other forms. For example, a vacuum wand which uses a vacuum to grip a substrate might be used. Substrate manipulators 36 are configured for movement in various ways so that substrates may be moved in and out of the attached chambers. Forms of movement employed might include rotation, translation along a track, and telescoping to become longer or shorter. Chambers attached to transfer chamber 34 in the embodiment of Fig. 7 include deposition chambers 40 and 42 and heating chamber 44. Deposition chambers 40 and 42 are each equipped with six substrate mounting positions 46, while heating chamber 44 has one mounting position 48.

Cluster tools such as that shown in Fig. 7 provide substantial flexibility in process sequences and conditions which may be achieved without exposing a substrate to the ambient outside the cluster tool. For example, a showerhead for introduction of reactant gases is typically positioned above each of substrate mounting positions 46 in deposition chambers 40 and 42. RF voltages may be applied to the showerhead and/or to substrate mounting surface 50 as may be needed for plasma deposition or etching processes. Parameters such as gas composition and flow rate and RF power configuration may typically be controlled independently for each substrate mounting position 46. The growth, deposition, annealing and etch processes used to form the graded-K dielectric recited herein may therefore all be performed using a cluster tool such as that of Fig. 7. This may be accomplished by moving substrate 10 into and out of the associated chambers, or possibly by performing all of the processes in a single chamber.

Turning now to Fig. 8, an alternative embodiment of the process recited herein is shown in which additional high-K dielectric 52 is formed upon high-K dielectric 16, subsequent to the formation of dielectric 16 in Fig. 4. In this embodiment, dielectric 16 is formed from nitride, and additional high-K dielectric 52 has a higher dielectric constant than that of nitride. Additional dielectric 52 preferably has a dielectric constant greater than about 20. In this way, a three-layer graded-K dielectric is formed. Although the capacitance of this dielectric cannot be larger than that of the two-layer gate dielectric of Fig. 6, additional dielectric 52 may advantageously increase the thickness and resistance to breakdown of the multilayer dielectric. The large K value of dielectric 52 allows the capacitance of the three-layer dielectric to be only slightly lower than that of the dielectric formed by oxide 12 and nitride 16.

In an alternative embodiment shown in Fig. 9, gate dielectric 54 and conductive layer 56 are formed over substrate 10 before formation of a nitrogen-containing oxide layer using thermal process 1. Gate dielectric 54 is preferably grown by heating substrate 10 to a temperature of greater than about 700 °C in an oxidizing ambient to grow oxide. Other gate dielectrics may be used, however, including silicon nitride, nitrided oxide, silicon oxynitride, and deposited oxide. Conductive layer 56 is preferably a polysilicon layer deposited using chemical vapor deposition (CVD) of silicon from, for example, a silane source. Such a CVD process may alternatively result in an amorphous silicon layer, particularly if low substrate temperatures are used. An amorphous silicon layer may also be used for conductive layer 56, and other materials which can withstand subsequent processing (such as that needed to form source and drain regions) may also be used. Polysilicon or amorphous silicon used to form conductive layer 56 includes dopant atoms, added either during or after deposition, to make the layer conductive. In embodiments for which layer 56 is formed from silicon, nitrogen-containing oxide 58 may be grown upon layer 56 in a similar manner as described for formation of oxide 12 in Fig. 1. If layer 56 is not formed from silicon, oxide 58 may be deposited, as also described for oxide 12.

30

After formation of nitrogen-containing oxide 58, a high-K dielectric is deposited in a similar manner as for formation of dielectric 14 in Fig. 2. The substrate is subsequently annealed using thermal processes 2 and 3 as shown in Fig. 3, and the high-K dielectric is etched using thermal process 4 as shown in Fig. 4. A gate conductor is then patterned over the high-K dielectric. These processes result in formation of upper gate conductor 62 and high-K dielectric 60, as shown positioned above nitrogen-containing oxide 58, lower gate conductor 56 and gate dielectric 54 in Fig. 10. The structure of Fig. 10 may form a portion of a dual-gate memory cell, such as a flash EEPROM. Device fabrication may be continued with processes including impurity introduction to form source and drain regions, and dielectric formation upon exposed surfaces of the floating gate electrode (typically a lower gate electrode such as conductor 56). The alternative embodiment of Fig. 8, in which a three-layer graded-K dielectric is formed, may also be applied to the structure of Fig. 10.

It will be appreciated to those skilled in the art having the benefit of this disclosure that this invention is believed to provide a method for forming a high-K gate dielectric having a low trap density and favorable interface properties with underlying semiconductor regions. Further modifications and alternative embodiments of various aspects of the invention will be apparent to those skilled in the art in view of this description. It is intended that the following claims be interpreted to embrace all such modifications and changes and, accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.

Variable	Mean	SD	Min	Max
Age	38.5	10.5	25	55
Gender	0.5	0.5	0	1
Marital status	0.5	0.5	0	1
Education	12.5	1.5	10	15
Income	15.5	5.5	10	25
Health status	0.5	0.5	0	1
Stress level	3.5	1.5	1	5
Life satisfaction	4.5	1.5	1	7
Work satisfaction	4.5	1.5	1	7
Family satisfaction	4.5	1.5	1	7
Community satisfaction	4.5	1.5	1	7
Overall satisfaction	4.5	1.5	1	7

5

10

15

20

25

7. The method as recited in claim 1, wherein said forming the high-K material comprises depositing silicon nitride.

8. The method as recited in claim 7, wherein said depositing silicon nitride
5 comprises depositing silicon nitride having a thickness of between about 15 angstroms and about 30 angstroms.

9. The method as recited in claim 1, wherein said forming the high-K material comprises forming a material having a dielectric constant greater than about 20.
10

10. The method as recited in claim 1, wherein said annealing the substrate in the first ambient comprises heating the substrate to a temperature greater than about 750 °C for a time less than or equal to about one minute.

11. The method as recited in claim 1, wherein said annealing the substrate in the
15 second ambient comprises heating the substrate to a temperature greater than about 800 °C for a time less than or equal to about one minute.

12. The method as recited in claim 1, wherein said removing comprises etching in a
20 flowing gas ambient at a temperature between about 500 °C and 1000 °C.

13. The method as recited in claim 12, wherein said etching comprises flowing a gas comprising hydrochloric acid and hydrogen.

14. The method as recited in claim 7, further comprising forming a dielectric having a
25 dielectric constant greater than about 20 upon an upper surface of the silicon nitride, subsequent to said removing.

30

20. The device as recited in claim 16, further comprising:

an additional gate conductor interposed between the nitrogen-containing oxide
and the semiconductor substrate; and

a gate dielectric arranged interposed between the additional gate conductor and
the semiconductor substrate.

21. The device as recited in claim 16, wherein said nitrogen-containing oxide has a
thickness of less than about 10 angstroms.




22. The device as recited in claim 17, wherein said silicon nitride has a thickness of
less than or equal to about 10 angstroms.

ABSTRACT OF THE DISCLOSURE

5 An ultrathin gate dielectric having a graded dielectric constant and a method for forming the same are provided. The gate dielectric is believed to allow enhanced performance of semiconductor devices including transistors and dual-gate memory cells. A thin nitrogen-containing oxide, preferably having a thickness of less than about 10 angstroms, is formed on a semiconductor substrate. A silicon nitride layer having a
10 thickness of less than about 30 angstroms may be formed over the nitrogen-containing oxide. The oxide and nitride layers are annealed in ammonia and nitrous oxide ambients, and the nitride layer thickness is reduced using a flowing-gas etch process. The resulting two-layer gate dielectric is believed to provide increased capacitance as compared to a silicon dioxide dielectric while maintaining favorable interface properties with the
15 underlying substrate. In an alternative embodiment, a different high dielectric constant material is substituted for the silicon nitride. Alternatively, both nitride and a different high dielectric constant material may be used so that a three-layer dielectric is formed.

20

25






Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled "ULTRATHIN HIGH-K GATE DIELECTRIC WITH FAVORABLE INTERFACE PROPERTIES FOR IMPROVED SEMICONDUCTOR DEVICE PERFORMANCE," the specification of which:

☒ is attached hereto.
☐ was filed on _____ as Application Serial No. _____
and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in 37 C.F.R. § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate listed below, or under § 365(a) of any PCT international application listed below designating least one country other than the United States of America, and have identified below any foreign application for patent or inventor's certificate, or of any PCT international application, having a filing date before that of the application on which priority is claimed.

<u>Prior Foreign Application No.</u>	<u>Country</u>	<u>Filing Date</u> <u>(mm/dd/yy)</u>	<u>Priority</u> <u>Claimed</u>	<u>Cert. copy</u> <u>Attached</u>
N/A				

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

<u>Provisional Application No.</u>	<u>Filing Date</u> <u>(mm/dd/yy)</u>
N/A	

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s) listed below, or under § 365(c) of any PCT international application listed below designating the United States of America, and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in 37 C.F.R. § 1.56, which became available between the filing date of the prior application and the national or PCT international filing date of this application.

<u>Parent Application No.</u>	<u>Filing Date</u> <u>(mm/dd/yy)</u>	<u>Parent Patent No. (if applicable) or Status</u>
N/A		

0920797 "24620260

I hereby revoke any previous Powers of Attorney and appoint

Elizabeth A. Apperley	Reg. No. 36,428
Paul S. Drake	Reg. No. 33,491
Louise K. Miller	Reg. No. 36,609
Vincenzo D. Pitruzzella	Reg. No. 28,656
Louis A. Riley	Reg. No. 39,817
Richard J. Roddy	Reg. No. 27,688
J. Vincent Tortolano	Reg. No. 31,433
Rita M. Wisor	Reg. No. 41,382
William D. Zahrt II	Reg. No. 26,070

each said attorneys or agents being employed by Advanced Micro Devices, Inc.; and

Darryl J. Adams	Reg. No. 41,424
Mark L. Berrier	Reg. No. 35,066
Dan R. Christen	Reg. No. 39,943
Timothy S. Corder	Reg. No. 38,414
Kevin L. Daffer	Reg. No. 34,146
Jeffrey C. Hood	Reg. No. 35,198
B. Noël Kivlin	Reg. No. 33,929
Robert C. Kowert	Reg. No. 39,255
Lawrence J. Merkel	Reg. No. 41,191
Eric B. Meyertons	Reg. No. 34,876
Eric A. Stephenson	Reg. No. 38,321
David A. Rose	Reg. No. 26,223

each said attorneys or agents being members or associates of the firm of Conley, Rose & Tayon, P.C., as attorney or agent for so long as they remain with such company or firm, with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, and to receive the Letters Patent.

Please direct all communications to:

Kevin L. Daffer
Conley, Rose & Tayon, P.C.
P.O. Box 398
Austin, Texas 78767-0398
Phone: (512) 476-1400


I hereby declare that all statements made herein of my own knowledge are true and that all statements made herein on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor's Full Name: Mark I. Gardner

Inventor's Signature: _____ Date: _____

City and State (or Foreign Country) of Residence: Cedar Creek, TX Citizenship: U.S.A.

Post Office and Residence Address: P.O. Box 249, Highway 535, Cedar Creek, TX 78612
(Include number, street name, city, state and zip code)

Inventor's Full Name: Dim-Lee Kwong
Inventor's Signature:  Date: 12-3-98
City and State (or Foreign Country) of Residence: Austin, TX Citizenship: U.S.A.
Post Office and Residence Address: 10225 Open Gate Dr., Austin, TX 78726
(Include number, street name, city, state and zip code)

Inventor's Full Name: H. Jim Fulford, Jr.
Inventor's Signature: _____ Date: _____
City and State (or Foreign Country) of Residence: Austin, TX Citizenship: U.S.A.
Post Office and Residence Address: 9808 Woodshire Dr., Austin, TX 78748
(Include number, street name, city, state and zip code)

DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled "ULTRATHIN HIGH-K GATE DIELECTRIC WITH FAVORABLE INTERFACE PROPERTIES FOR IMPROVED SEMICONDUCTOR DEVICE PERFORMANCE," the specification of which:

☒ is attached hereto.
☐ was filed on _____ as Application Serial No. _____
and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Patent and Trademark Office all information known to me to be material to patentability of the subject matter claimed in this application, as "materiality" is defined in 37 C.F.R. § 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate listed below, or under § 365(a) of any PCT international application listed below designating least one country other than the United States of America, and have identified below any foreign application for patent or inventor's certificate, or of any PCT international application, having a filing date before that of the application on which priority is claimed.

<u>Prior Foreign Application No.</u>	<u>Country</u>	<u>Filing Date</u> <u>(mm/dd/yy)</u>	<u>Priority</u> <u>Claimed</u>	<u>Cert. copy</u> <u>Attached</u>
N/A				

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below.

<u>Provisional Application No.</u>	<u>Filing Date</u> <u>(mm/dd/yy)</u>
N/A	

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s) listed below, or under § 365(c) of any PCT international application listed below designating the United States of America, and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in 37 C.F.R. § 1.56, which became available between the filing date of the prior application and the national or PCT international filing date of this application.

<u>Parent Application No.</u>	<u>Filing Date</u> <u>(mm/dd/yy)</u>	<u>Parent Patent No. (if applicable) or Status</u>
N/A		

I hereby revoke any previous Powers of Attorney and appoint

Elizabeth A. Apperley	Reg. No. 36,428
Paul S. Drake	Reg. No. 33,491
Louise K. Miller	Reg. No. 36,609
Vincenzo D. Pitruzzella	Reg. No. 28,656
Louis A. Riley	Reg. No. 39,817
Richard J. Roddy	Reg. No. 27,688
J. Vincent Tortolano	Reg. No. 31,433
Rita M. Wisor	Reg. No. 41,382
William D. Zahrt II	Reg. No. 26,070

each said attorneys or agents being employed by Advanced Micro Devices, Inc.; and

Darryl J. Adams	Reg. No. 41,424
Mark L. Berrier	Reg. No. 35,066
Dan R. Christen	Reg. No. 39,943
Timothy S. Corder	Reg. No. 38,414
Kevin L. Daffer	Reg. No. 34,146
Jeffrey C. Hood	Reg. No. 35,198
B. Noël Kivlin	Reg. No. 33,929
Robert C. Kowert	Reg. No. 39,255
Lawrence J. Merkel	Reg. No. 41,191
Eric B. Meyertons	Reg. No. 34,876
Eric A. Stephenson	Reg. No. 38,321
David A. Rose	Reg. No. 26,223

each said attorneys or agents being members or associates of the firm of Conley, Rose & Tayon, P.C., as attorney or agent for so long as they remain with such company or firm, with full power of substitution and revocation, to prosecute the application, to make alterations and amendments therein, to transact all business in the Patent and Trademark Office in connection therewith, and to receive the Letters Patent.

Please direct all communications to:

Kevin L. Daffer
Conley, Rose & Tayon, P.C.
P.O. Box 398
Austin, Texas 78767-0398
Phone: (512) 476-1400

I hereby declare that all statements made herein of my own knowledge are true and that all statements made herein on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 U.S.C. § 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor's Full Name: Mark I. Gardner

Inventor's Signature:  Date: 11/20/98

City and State (or Foreign Country) of Residence: Cedar Creek, TX Citizenship: U.S.A.

Post Office and Residence Address: P.O. Box 249, Highway 535, Cedar Creek, TX 78612
(Include number, street name, city, state and zip code)

8660927 22620260

Inventor's Full Name: Dim-Lee Kwong

Inventor's Signature: _____ Date: _____

City and State (or Foreign Country) of Residence: Austin, TX Citizenship: U.S.A.

Post Office and Residence Address: 10225 Open Gate Dr., Austin, TX 78726
(Include number, street name, city, state and zip code)

Inventor's Full Name: H. Jim Fulford, Jr.

Inventor's Signature:  Date: 11/20/98

City and State (or Foreign Country) of Residence: Austin, TX Citizenship: U.S.A.

Post Office and Residence Address: 9808 Woodshire Dr., Austin, TX 78748
(Include number, street name, city, state and zip code)